



Process Change Notification Form

PCN Number:	PCN_0262				
Date of Notification:	06/01/2009				
Cirrus Logic P/N(s):	CS4221-KS	CS4330-KS	CS4331-BS	CS4331-KS	CS4333-KS
	CS4341-KS	CS4392-KS	CS5012A-BL7	CS5014-BL14	CS5016-BL16
	CS5101A-BL8	CS5101A-JL8	CS5102A-BL	CS5102A-JL	CS5126-KL
	CS5321-BL	CS5322-BL	CS5330A-BS	CS5501-BP	CS5501-BS
	CS5503-BP	CS5503-BS	CS5504-BP	CS5504-BS	CS5505-AP
	CS5505-AS	CS5506-BP	CS5506-BS	CS5507-AP	CS5507-AS
	CS5508-BP	CS5508-BS	CS5509-AP	CS5509-AS	CS5510-AS
	CS5511-BS	CS5512-BS	CS5513-BS	CS5516-AS	CS5520-BS
	CS5522-AP	CS5524-AP	CS5526-BP	CS5529-AP	CS61535A-IL1
	CS61574A-IL1	CS61575-IL1			
Date PCN Effective:	07/01/2009				
Reason for Change:	<input type="checkbox"/> Design /New Rev. <input type="checkbox"/> Fab Site <input type="checkbox"/> Fab Process <input type="checkbox"/> Additional Fab Source <input type="checkbox"/> Assembly Site <input checked="" type="checkbox"/> Assembly Process <input type="checkbox"/> Additional Assembly Source <input type="checkbox"/> Other (specify)				
Description of Change:	<input type="checkbox"/> Fix errata <input type="checkbox"/> Yield enhancement <input type="checkbox"/> Fix known bug <input type="checkbox"/> Performance Improvement <input checked="" type="checkbox"/> Other: ANST will transfer all subcontracted Sn/Pb plating services from Technic Semiconductor Engineering, Suzhou to Welnew Microelectronics, Wuxi. <ul style="list-style-type: none"> Applies to all leaded package families assembled at ANST (SOIC, PDIP, TSSOP, MSOP, PLCC) Matte tin (Pb-free) plating is not affected by this change. No other assembly processes are affected by this change. 				
Cirrus Logic P/N Change:	<input type="checkbox"/> Yes, New Part Number: <input checked="" type="checkbox"/> No				
Pack Mark Change:	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No If Yes, briefly explain: <i>[Any Fab, Assembly, or Design changes results in pack mark changes, please provide detail]</i>				
Lot Effective Date:	Lots manufactured with a date code of 0927 and later. <i>[Contact the area sales representative for availability of samples if applicable]</i>				
Quality & Reliability impact:	Qualification Data: <input checked="" type="checkbox"/> Required <input type="checkbox"/> Not Required ***see pages below***				
Datasheet Change Required?	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No If Yes, briefly explain:				
Software Change Required?	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No If Yes, briefly explain:				



High-speed Sn-Pb plating evaluation report

WUXI WELNEW MICRO-ELECTRONIC CO., LTD.

PRESENTED BY
Cirrus Logic Reliability

June 8, 2009

LEARN MORE AT
www.cirrus.com

CONFIDENTIAL INFORMATION



Contents	
1	Sample Description
2	Process flow and parameters
3	Chemical analysis
4	Package level reliability test result
4.1	Thickness and composition
4.2	Solderability test
4.3	Lead adhesion
4.4	Tape peeling

1 SAMPLE DESCRIPTION

Customer		ANST
Package/lead		PLCC32
Building Quantity	High-speed Sn-Pb Plating	30strips

2. PROCESS FLOW AND PARAMETER

High-speed Sn-Pb Plating process

<i>Plating Machine</i>	CEM	Wei-DP2-6MP-SNR
<i>Electro-clean temp</i>	50	°C
<i>Electro-clean current</i>	200	Ampere
<i>Electro-clean Time</i>	108	Sec
<i>Descale time</i>	33	Sec
<i>Water jet pressure</i>	100	Kg/cm2
<i>Pre-dip</i>	9	Sec
<i>Plating current</i>	50	Ampere
<i>Plating temp.</i>	40	°C
<i>Plating time</i>	96	Sec
<i>Belt speed</i>	2.5	m/Min
<i>Plating chemistry</i>	ROHMHAAS	SC
<i>Neutralization temp.</i>	ROOM	°C
<i>Hot DI water temp.</i>	60	°C

3. Chemical analysis

Process	Chemical	Spec	Analysis result
ED	KOH	150-250 [g/l]	196[g/l]
Descale	S-7025	150-250[ml/l]	205[ml/l]
Pre-dip	MSA	90-130[ml/l]	110[ml/l]
Plating	TIN	30-60 [g/l]	55 [g/l]
	LEAD	6~10 [g/l]	8g/l
	MSA	220-280ml/l	256ml/l
	SC PRIMARY	80-120[ml/l]	85 [ml/l]
	SC SECONDARY	3-6 [ml/l]	5[ml/l]
	RD	15-30 [ml/l]	20 [ml/l]
Neutralize	NO TARN SN-2	20-40[ml/l]	31[ml/l]



Confidential



PLCC32 lead tin plating thickness and composition

unit: uinch					unit: Sn%wt				
Thickness									
13.8	14.1	13.7	14.1	11.4	87.2	87.8	87.7	88.0	88.6
13.1	14.2	13.9	14.2	13.2	87.5	87.6	89.6	87.8	88.0
12.2	12.3	12.8	14.0	14.2	88.3	87.4	87.5	87.4	87.6
11.7	12.2	12.3	12.1	13.1	87.8	87.9	87.5	88.2	88.3
14.2	14.5	14.5	11.8	12.5	87.7	87.2	88.2	88.8	88.5
15.8	13.5	13.3	14.3	14.6	87.8	86.7	87.2	87.0	87.7
Spec	7.62~17.8				80~95%				
Min	11.4								
Max	15.8								
Average	13.39								
Cpk	1.69								

4.2 Solderability test

Plating	High-speed Pure Tin
Pkg/ld	PLCC32
Sample size	10 units
Solder alloy	SnPb
Precondition	Steamaging 8hours Baking 2hours
Solder pot temp	245°C
Flux used	R-type non-activate
Flux immersion	5 sec
Dwell time	5 sec
Result	0/10

4.3 Lead adhesion

Pkg/ld	S/S	Baking condition	Microscope	Test result
				Peeling
PLCC32	10leads	175°C/1Hr	30X	0

4.4 Tape peeling test

Pkg/Id	S/S	Microscope	Test result
			Peeling
PLCC32	3units/PKG	30X	0

Cirrus Logic PCN administrator: _____ Date: _____

Acknowledgement of Receipt of Notice:

Does customer waive PCN Effective Date? YES NO

Company Name: _____

Name (please print): _____ Title: _____

Signature: _____ Date: _____

Customer Representative is to obtain the customer acknowledgement/signature and return this notification to Cirrus Logic Corp. Quality, attn: PCN administrator at fax number (512) 851-4656

***NOTE: Lack of acknowledgement within 30 days of the date of notice, constitutes acceptance of change.
(Reference JEDEC Industry Standard: JESD-46)***