訂購產品一般會在 4個工作日內送抵臺灣 (視地點而定)。
訂購金額達 新臺幣1400元或以上即可免費運送至臺灣。 訂單金額低於 新臺幣1400元則需收取運費 600元。
UPS 運費預付: DDP (關稅由 DigiKey 支付,稅賦在送達時收取)僅接受以信用卡和 PayPal 付款。
FedEx 或 DHL 運費預付: CPT (相關稅賦與關稅在送達時收取) 僅接受以信用卡和 PayPal 付款。
![]()
![]()
![]()
![]()


來自完整授權夥伴的更多產品
平均到貨時間為 1 至 3 天,可能需支付額外運費。 請參見產品頁面、購物車與結帳畫面瞭解實際的運送時程。
國貿條規:CPT (關稅和適用的 VAT/稅賦會在送達時收取)
如需更多資訊,請造訪說明與支援
Three-phase power measurement applications require multiple analog inputs for voltage and current measurements on each line of the three-phase system. A power monitoring system must sample all of the analog inputs simultaneously to accurately calculate the instantaneous power consumption.
Low resolution and low input voltage analog-to-digital converters (ADCs) are integrated in many of today's field programmable gate arrays (FPGAs) and microcontrollers. However, they fall short on meeting the needs of industrial control and industrial automation applications that require higher resolutions and higher input voltages. The Fresno (MAXREFDES11#) subsystem reference design is a 16-bit …
In industrial control and industrial automation applications, high-resolution data converters are often required. Although today's field programmable gate arrays (FPGAs) and microcontrollers may integrate analog-to-digital converters (ADCs), in many cases, the resolution is not high enough and isolation is lacking.
4 x 16-bit ADC and 4 x 16-bit DAC channels interfaced with an FPGA via the FMC Low Pin Count (LPC) Connector. It provides a solution for hardware-in-the-loop (HIL) application with digital signal processing capabilities.
The MAXREFDES74# reference design performs high-speed, 18-bit, precision data acquisition based on Maxim’s leading-edge, high-accuracy, low-power data converters. The MAXREFDES74# design works as a building block for a high-speed, low-power, high-accuracy data acquisition and control system for industrial process control and automation, and high-speed protection systems for power distribution and…
This design is for an 18-bit data acquisition block at 1MSPS throughput optimized for the lowest distortion and noise performance. The circuit is realized with an 18-bit successive-approximation-resistor (SAR) analog-to-digital converter (ADC), a fully differential input driver and a high precision reference and reference driver. The design details the process for optimizing the precision front en…